1 |
mattst88 11/07/30 04:21:57 |
2 |
|
3 |
Modified: index.xml |
4 |
Log: |
5 |
use generated arch/subarch table used in catalyst man page. |
6 |
|
7 |
Revision Changes Path |
8 |
1.46 xml/htdocs/proj/en/releng/catalyst/index.xml |
9 |
|
10 |
file : http://sources.gentoo.org/viewvc.cgi/gentoo/xml/htdocs/proj/en/releng/catalyst/index.xml?rev=1.46&view=markup |
11 |
plain: http://sources.gentoo.org/viewvc.cgi/gentoo/xml/htdocs/proj/en/releng/catalyst/index.xml?rev=1.46&content-type=text/plain |
12 |
diff : http://sources.gentoo.org/viewvc.cgi/gentoo/xml/htdocs/proj/en/releng/catalyst/index.xml?r1=1.45&r2=1.46 |
13 |
|
14 |
Index: index.xml |
15 |
=================================================================== |
16 |
RCS file: /var/cvsroot/gentoo/xml/htdocs/proj/en/releng/catalyst/index.xml,v |
17 |
retrieving revision 1.45 |
18 |
retrieving revision 1.46 |
19 |
diff -u -r1.45 -r1.46 |
20 |
--- index.xml 30 Jul 2011 04:15:34 -0000 1.45 |
21 |
+++ index.xml 30 Jul 2011 04:21:57 -0000 1.46 |
22 |
@@ -62,80 +62,15 @@ |
23 |
|
24 |
<p> |
25 |
Catalyst supports a number of architectures. In catalyst-speak, an |
26 |
-"architecture" is a general type of CPU platform. Here is a |
27 |
-complete list of architectures supported by catalyst: |
28 |
+"architecture" is a general type of CPU platform. |
29 |
</p> |
30 |
|
31 |
-<table> |
32 |
-<tr> |
33 |
-<th>Architecture</th> |
34 |
-<th>Description</th> |
35 |
-</tr> |
36 |
-<tr> |
37 |
-<ti><c>alpha</c></ti> |
38 |
-<ti>The Alpha processor (all flavors)</ti> |
39 |
-</tr> |
40 |
-<tr> |
41 |
-<ti><c>amd64</c></ti> |
42 |
-<ti>AMD's 64-bit platform, also known as "Opteron" or |
43 |
-"x86-64". This also includes Intel EM64T machines.</ti> |
44 |
-</tr> |
45 |
-<tr> |
46 |
-<ti><c>arm</c></ti> |
47 |
-<ti>ARM-based processors</ti> |
48 |
-</tr> |
49 |
-<tr> |
50 |
-<ti><c>hppa</c></ti> |
51 |
-<ti>HP's PA-RISC systems</ti> |
52 |
-</tr> |
53 |
-<tr> |
54 |
-<ti><c>ia64</c></ti> |
55 |
-<ti>Intel's Itanium 64-bit platform (Itanium Classic and |
56 |
-Itanium 2)</ti> |
57 |
-</tr> |
58 |
-<tr> |
59 |
-<ti><c>mips</c></ti> |
60 |
-<ti>MIPS-based systems</ti> |
61 |
-</tr> |
62 |
-<tr> |
63 |
-<ti><c>ppc</c></ti> |
64 |
-<ti>32-bit PowerPC platforms, including original PowerPC |
65 |
-systems, and Apple's G3, G4 and G5 in 32-bit mode</ti> |
66 |
-</tr> |
67 |
-<tr> |
68 |
-<ti><c>ppc64</c></ti> |
69 |
-<ti>64-bit PowerPC platforms, including IBM power chips and Apple's G5 in |
70 |
-64-bit mode</ti> |
71 |
-</tr> |
72 |
-<tr> |
73 |
-<ti><c>s390</c></ti> |
74 |
-<ti>IBM's S/390 platform, including zSeries machines</ti> |
75 |
-</tr> |
76 |
-<tr> |
77 |
-<ti><c>sh</c></ti> |
78 |
-<ti>32-bit SuperH-based systems</ti> |
79 |
-</tr> |
80 |
-<tr> |
81 |
-<ti><c>sparc</c></ti> |
82 |
-<ti>32-bit Sparc-based systems</ti> |
83 |
-</tr> |
84 |
-<tr> |
85 |
-<ti><c>sparc64</c></ti> |
86 |
-<ti>64-bit Sparc-based systems</ti> |
87 |
-</tr> |
88 |
-<tr> |
89 |
-<ti><c>x86</c></ti> |
90 |
-<ti>Intel-compatible 32-bit CPU, ranging from i386 to Pentium 4 and |
91 |
-Athlon XP.</ti> |
92 |
-</tr> |
93 |
-</table> |
94 |
|
95 |
<p> |
96 |
For each architecture, catalyst supports a number of |
97 |
"sub-architectures." A sub-architecture is a specific variant of |
98 |
the architecture. For example, <c>pentium4</c> is a |
99 |
-sub-architecture of the <c>x86</c> architecture. Here is a list of |
100 |
-all sub-architectures supported by catalyst: |
101 |
+sub-architecture of the <c>x86</c> architecture. |
102 |
</p> |
103 |
|
104 |
<table> |
105 |
@@ -166,34 +101,18 @@ |
106 |
<ti><c>ia64</c></ti> |
107 |
</tr> |
108 |
<tr> |
109 |
-<ti><c>mips</c></ti> |
110 |
-<ti><c>cobalt loongson2e loongson2f mips mips1 mips3 mipsel mipsel1 |
111 |
-mipsel3</c></ti> |
112 |
-</tr> |
113 |
-<tr> |
114 |
-<ti><c>mips3_multilib</c></ti> |
115 |
-<ti><c>mips3_multilib</c></ti> |
116 |
-</tr> |
117 |
-<tr> |
118 |
-<ti><c>mips4_multilib</c></ti> |
119 |
-<ti><c>mips4_multilib</c></ti> |
120 |
-</tr> |
121 |
-<tr> |
122 |
-<ti><c>mips64</c></ti> |
123 |
-<ti><c>mips3_n32 mips3_n64 mips4 mips4_n32 mips4_n64</c></ti> |
124 |
-</tr> |
125 |
-<tr> |
126 |
-<ti><c>mips64el</c></ti> |
127 |
-<ti><c>cobalt_n32 loongson2e_n32 loongson2f_n32 mipsel3_n32 |
128 |
-mipsel3_n64 mipsel4 mipsel4_n32 mipsel4_n64</c></ti> |
129 |
-</tr> |
130 |
-<tr> |
131 |
-<ti><c>mipsel3_multilib</c></ti> |
132 |
-<ti><c>mipsel3_multilib</c></ti> |
133 |
-</tr> |
134 |
-<tr> |
135 |
-<ti><c>mipsel4_multilib</c></ti> |
136 |
-<ti><c>mipsel4_multilib</c></ti> |
137 |
+<ti><c>mips</c></ti> |
138 |
+<ti><c>cobalt loongson2e loongson2f mips mips1 mips3 mips32 |
139 |
+mips32el mips4 mips64 mips64el mipsel mipsel1 mipsel3 |
140 |
+mipsel4</c></ti> |
141 |
+</tr> |
142 |
+<tr> |
143 |
+<ti><c>mips64</c></ti> |
144 |
+<ti><c>cobalt_n32 loongson2e_n32 loongson2f_n32 mips3_multilib |
145 |
+mips3_n32 mips3_n64 mips4_multilib mips4_n32 mips4_n64 |
146 |
+mips64_multilib mips64_n32 mips64_n64 mips64el_multilib |
147 |
+mips64el_n32 mips64el_n64 mipsel3_multilib mipsel3_n32 |
148 |
+mipsel3_n64 mipsel4_multilib mipsel4_n32 mipsel4_n64</c></ti> |
149 |
</tr> |
150 |
<tr> |
151 |
<ti><c>ppc</c></ti> |