1 |
Hi Matthijs, |
2 |
|
3 |
Matthijs Kooijman wrote: |
4 |
> > > http://pcengines.ch/alix.htm |
5 |
> > |
6 |
> > coreboot |
7 |
> |
8 |
> It seems that these boards are shipped with TinyBIOS, which is also |
9 |
> release under an open license. Is coreboot so much faster/more |
10 |
> open/better? |
11 |
|
12 |
I certainly think so, but as a coreboot developer I will be biased. :) |
13 |
|
14 |
TinyBIOS is a light and lean BIOS while coreboot has another focus. |
15 |
coreboot doesn't want to be a BIOS, it only does very early hardware |
16 |
initialization and then it hands over to another program (the payload |
17 |
in coreboot terms) which can be a bootloader (FILO for kernels on |
18 |
disk, EtherBoot/gPXE network etc) or a Linux kernel or even an |
19 |
application using the C library libpayload. There is also an open |
20 |
source BIOS payload called SeaBIOS. The payload goes with coreboot |
21 |
into the flash chip. |
22 |
|
23 |
|
24 |
> Also, I don't see any removable flash chip on the boards. Does this |
25 |
> mean that if^H^Hwhen you brick the board, it's over, or is there |
26 |
> some backdoor? |
27 |
|
28 |
As was mentioned, the LPC bus is available on a pin header, and |
29 |
PC Engines offer the LPC.1A product for those who want to experiment |
30 |
with firmware: http://pcengines.ch/lpc1a.htm |
31 |
|
32 |
It's not available in the order form, but just send them an email, |
33 |
they are very friendly. |
34 |
|
35 |
Of course you can also hook up a ROM emulator to the LPC bus. There |
36 |
are a few different products available, more or less commercial. One |
37 |
open source solution called the FLASH-PLAICE just uses the Xilinx |
38 |
Spartan 3E FPGA eval board. |
39 |
|
40 |
PC Engines also make pinouts and many schematics available online |
41 |
which warms the hardware hacker hearts. :) |
42 |
|
43 |
|
44 |
//Peter |