1 |
On Fri, 23 Sep 2005, kashani wrote: |
2 |
|
3 |
> A. Khattri wrote: |
4 |
> > I switched on SMP and HT when building my kernel but I see this among the |
5 |
> > boot messages: |
6 |
> > |
7 |
> > CPU: After generic identify, caps: bfebfbff 00000000 00000000 00000000 |
8 |
> > 0000441d 00000000 00000000 |
9 |
> > CPU: After vendor identify, caps: bfebfbff 00000000 00000000 00000000 |
10 |
> > 0000441d 00000000 00000000 |
11 |
> > monitor/mwait feature present. |
12 |
> > using mwait in idle threads. |
13 |
> > CPU: Trace cache: 12K uops, L1 D cache: 16K |
14 |
> > CPU: L2 cache: 1024K |
15 |
> > CPU: Hyper-Threading is disabled |
16 |
> |
17 |
> Is it possible it's disabled in the Bios? Some servers shipped that way |
18 |
> when they first came out IIRC. |
19 |
|
20 |
I didn't find any BIOS setting unfortunately... |
21 |
|
22 |
This is a Supermicro 5013C-T server with a P4 (P4SCE?) board in it. |
23 |
|
24 |
# cat /proc/cpuinfo |
25 |
processor : 0 |
26 |
vendor_id : GenuineIntel |
27 |
cpu family : 15 |
28 |
model : 4 |
29 |
model name : Intel(R) Pentium(R) 4 CPU 2.40GHz |
30 |
stepping : 1 |
31 |
cpu MHz : 2395.003 |
32 |
cache size : 1024 KB |
33 |
fdiv_bug : no |
34 |
hlt_bug : no |
35 |
f00f_bug : no |
36 |
coma_bug : no |
37 |
fpu : yes |
38 |
fpu_exception : yes |
39 |
cpuid level : 5 |
40 |
wp : yes |
41 |
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca |
42 |
cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni monitor |
43 |
ds_cpl cid xtpr |
44 |
bogomips : 4718.59 |
45 |
|
46 |
|
47 |
-- |
48 |
|
49 |
-- |
50 |
gentoo-server@g.o mailing list |