1 |
commit: 7f4843480abd5b0d091a0c1b7b0beed06c0352c4 |
2 |
Author: Mike Pagano <mpagano <AT> gentoo <DOT> org> |
3 |
AuthorDate: Fri Feb 15 23:37:22 2019 +0000 |
4 |
Commit: Mike Pagano <mpagano <AT> gentoo <DOT> org> |
5 |
CommitDate: Fri Feb 15 23:37:22 2019 +0000 |
6 |
URL: https://gitweb.gentoo.org/proj/linux-patches.git/commit/?id=7f484348 |
7 |
|
8 |
proj/linux-patches: Remove outdated patch |
9 |
|
10 |
All gcc versions this page requires are masked |
11 |
|
12 |
Signed-off-by: Mike Pagano <mpagano <AT> gentoo.org> |
13 |
|
14 |
0000_README | 5 - |
15 |
5010_cpu-opt-le-gcc49-lt-kern4-13.patch | 327 -------------------------------- |
16 |
2 files changed, 332 deletions(-) |
17 |
|
18 |
diff --git a/0000_README b/0000_README |
19 |
index c10e9d4..31e6534 100644 |
20 |
--- a/0000_README |
21 |
+++ b/0000_README |
22 |
@@ -782,8 +782,3 @@ Desc: BFQ v7r11 patch 3 for 4.4: Early Queue Merge (EQM) |
23 |
Patch: 5004_blkck-bfq-turn-BFQ-v7r11-for-4.7.0-into-BFQ-v8r3-for-4.patch1 |
24 |
From: http://algo.ing.unimo.it/people/paolo/disk_sched/ |
25 |
Desc: BFQ v8r3 patch 4 for 4.7: Early Queue Merge (EQM) |
26 |
- |
27 |
-Patch: 5010_cpu-opt-le-gcc49-lt-kern4-13.patch |
28 |
-From: https://github.com/graysky2/kernel_gcc_patch/ |
29 |
-Desc: Kernel patch enables gcc < v4.9 optimizations for additional CPUs. |
30 |
- |
31 |
|
32 |
diff --git a/5010_cpu-opt-le-gcc49-lt-kern4-13.patch b/5010_cpu-opt-le-gcc49-lt-kern4-13.patch |
33 |
deleted file mode 100644 |
34 |
index f7ab6f0..0000000 |
35 |
--- a/5010_cpu-opt-le-gcc49-lt-kern4-13.patch |
36 |
+++ /dev/null |
37 |
@@ -1,327 +0,0 @@ |
38 |
-This patch has been tested on and known to work with kernel versions from 3.2 |
39 |
-up to the latest git version (pulled on 12/14/2013). |
40 |
- |
41 |
-This patch will expand the number of microarchitectures to include new |
42 |
-processors including: AMD K10-family, AMD Family 10h (Barcelona), AMD Family |
43 |
-14h (Bobcat), AMD Family 15h (Bulldozer), AMD Family 15h (Piledriver), AMD |
44 |
-Family 16h (Jaguar), Intel 1st Gen Core i3/i5/i7 (Nehalem), Intel 2nd Gen Core |
45 |
-i3/i5/i7 (Sandybridge), Intel 3rd Gen Core i3/i5/i7 (Ivybridge), and Intel 4th |
46 |
-Gen Core i3/i5/i7 (Haswell). It also offers the compiler the 'native' flag. |
47 |
- |
48 |
-Small but real speed increases are measurable using a make endpoint comparing |
49 |
-a generic kernel to one built with one of the respective microarchs. |
50 |
- |
51 |
-See the following experimental evidence supporting this statement: |
52 |
-https://github.com/graysky2/kernel_gcc_patch |
53 |
- |
54 |
-REQUIREMENTS |
55 |
-linux version >=3.15 |
56 |
-gcc version <4.9 |
57 |
- |
58 |
---- |
59 |
-diff -uprN a/arch/x86/include/asm/module.h b/arch/x86/include/asm/module.h |
60 |
---- a/arch/x86/include/asm/module.h 2013-11-03 18:41:51.000000000 -0500 |
61 |
-+++ b/arch/x86/include/asm/module.h 2013-12-15 06:21:24.351122516 -0500 |
62 |
-@@ -15,6 +15,16 @@ |
63 |
- #define MODULE_PROC_FAMILY "586MMX " |
64 |
- #elif defined CONFIG_MCORE2 |
65 |
- #define MODULE_PROC_FAMILY "CORE2 " |
66 |
-+#elif defined CONFIG_MNATIVE |
67 |
-+#define MODULE_PROC_FAMILY "NATIVE " |
68 |
-+#elif defined CONFIG_MCOREI7 |
69 |
-+#define MODULE_PROC_FAMILY "COREI7 " |
70 |
-+#elif defined CONFIG_MCOREI7AVX |
71 |
-+#define MODULE_PROC_FAMILY "COREI7AVX " |
72 |
-+#elif defined CONFIG_MCOREAVXI |
73 |
-+#define MODULE_PROC_FAMILY "COREAVXI " |
74 |
-+#elif defined CONFIG_MCOREAVX2 |
75 |
-+#define MODULE_PROC_FAMILY "COREAVX2 " |
76 |
- #elif defined CONFIG_MATOM |
77 |
- #define MODULE_PROC_FAMILY "ATOM " |
78 |
- #elif defined CONFIG_M686 |
79 |
-@@ -33,6 +43,18 @@ |
80 |
- #define MODULE_PROC_FAMILY "K7 " |
81 |
- #elif defined CONFIG_MK8 |
82 |
- #define MODULE_PROC_FAMILY "K8 " |
83 |
-+#elif defined CONFIG_MK10 |
84 |
-+#define MODULE_PROC_FAMILY "K10 " |
85 |
-+#elif defined CONFIG_MBARCELONA |
86 |
-+#define MODULE_PROC_FAMILY "BARCELONA " |
87 |
-+#elif defined CONFIG_MBOBCAT |
88 |
-+#define MODULE_PROC_FAMILY "BOBCAT " |
89 |
-+#elif defined CONFIG_MBULLDOZER |
90 |
-+#define MODULE_PROC_FAMILY "BULLDOZER " |
91 |
-+#elif defined CONFIG_MPILEDRIVER |
92 |
-+#define MODULE_PROC_FAMILY "PILEDRIVER " |
93 |
-+#elif defined CONFIG_MJAGUAR |
94 |
-+#define MODULE_PROC_FAMILY "JAGUAR " |
95 |
- #elif defined CONFIG_MELAN |
96 |
- #define MODULE_PROC_FAMILY "ELAN " |
97 |
- #elif defined CONFIG_MCRUSOE |
98 |
-diff -uprN a/arch/x86/Kconfig.cpu b/arch/x86/Kconfig.cpu |
99 |
---- a/arch/x86/Kconfig.cpu 2013-11-03 18:41:51.000000000 -0500 |
100 |
-+++ b/arch/x86/Kconfig.cpu 2013-12-15 06:21:24.351122516 -0500 |
101 |
-@@ -139,7 +139,7 @@ config MPENTIUM4 |
102 |
- |
103 |
- |
104 |
- config MK6 |
105 |
-- bool "K6/K6-II/K6-III" |
106 |
-+ bool "AMD K6/K6-II/K6-III" |
107 |
- depends on X86_32 |
108 |
- ---help--- |
109 |
- Select this for an AMD K6-family processor. Enables use of |
110 |
-@@ -147,7 +147,7 @@ config MK6 |
111 |
- flags to GCC. |
112 |
- |
113 |
- config MK7 |
114 |
-- bool "Athlon/Duron/K7" |
115 |
-+ bool "AMD Athlon/Duron/K7" |
116 |
- depends on X86_32 |
117 |
- ---help--- |
118 |
- Select this for an AMD Athlon K7-family processor. Enables use of |
119 |
-@@ -155,12 +155,55 @@ config MK7 |
120 |
- flags to GCC. |
121 |
- |
122 |
- config MK8 |
123 |
-- bool "Opteron/Athlon64/Hammer/K8" |
124 |
-+ bool "AMD Opteron/Athlon64/Hammer/K8" |
125 |
- ---help--- |
126 |
- Select this for an AMD Opteron or Athlon64 Hammer-family processor. |
127 |
- Enables use of some extended instructions, and passes appropriate |
128 |
- optimization flags to GCC. |
129 |
- |
130 |
-+config MK10 |
131 |
-+ bool "AMD 61xx/7x50/PhenomX3/X4/II/K10" |
132 |
-+ ---help--- |
133 |
-+ Select this for an AMD 61xx Eight-Core Magny-Cours, Athlon X2 7x50, |
134 |
-+ Phenom X3/X4/II, Athlon II X2/X3/X4, or Turion II-family processor. |
135 |
-+ Enables use of some extended instructions, and passes appropriate |
136 |
-+ optimization flags to GCC. |
137 |
-+ |
138 |
-+config MBARCELONA |
139 |
-+ bool "AMD Barcelona" |
140 |
-+ ---help--- |
141 |
-+ Select this for AMD Barcelona and newer processors. |
142 |
-+ |
143 |
-+ Enables -march=barcelona |
144 |
-+ |
145 |
-+config MBOBCAT |
146 |
-+ bool "AMD Bobcat" |
147 |
-+ ---help--- |
148 |
-+ Select this for AMD Bobcat processors. |
149 |
-+ |
150 |
-+ Enables -march=btver1 |
151 |
-+ |
152 |
-+config MBULLDOZER |
153 |
-+ bool "AMD Bulldozer" |
154 |
-+ ---help--- |
155 |
-+ Select this for AMD Bulldozer processors. |
156 |
-+ |
157 |
-+ Enables -march=bdver1 |
158 |
-+ |
159 |
-+config MPILEDRIVER |
160 |
-+ bool "AMD Piledriver" |
161 |
-+ ---help--- |
162 |
-+ Select this for AMD Piledriver processors. |
163 |
-+ |
164 |
-+ Enables -march=bdver2 |
165 |
-+ |
166 |
-+config MJAGUAR |
167 |
-+ bool "AMD Jaguar" |
168 |
-+ ---help--- |
169 |
-+ Select this for AMD Jaguar processors. |
170 |
-+ |
171 |
-+ Enables -march=btver2 |
172 |
-+ |
173 |
- config MCRUSOE |
174 |
- bool "Crusoe" |
175 |
- depends on X86_32 |
176 |
-@@ -251,8 +294,17 @@ config MPSC |
177 |
- using the cpu family field |
178 |
- in /proc/cpuinfo. Family 15 is an older Xeon, Family 6 a newer one. |
179 |
- |
180 |
-+config MATOM |
181 |
-+ bool "Intel Atom" |
182 |
-+ ---help--- |
183 |
-+ |
184 |
-+ Select this for the Intel Atom platform. Intel Atom CPUs have an |
185 |
-+ in-order pipelining architecture and thus can benefit from |
186 |
-+ accordingly optimized code. Use a recent GCC with specific Atom |
187 |
-+ support in order to fully benefit from selecting this option. |
188 |
-+ |
189 |
- config MCORE2 |
190 |
-- bool "Core 2/newer Xeon" |
191 |
-+ bool "Intel Core 2" |
192 |
- ---help--- |
193 |
- |
194 |
- Select this for Intel Core 2 and newer Core 2 Xeons (Xeon 51xx and |
195 |
-@@ -260,14 +312,40 @@ config MCORE2 |
196 |
- family in /proc/cpuinfo. Newer ones have 6 and older ones 15 |
197 |
- (not a typo) |
198 |
- |
199 |
--config MATOM |
200 |
-- bool "Intel Atom" |
201 |
-+ Enables -march=core2 |
202 |
-+ |
203 |
-+config MCOREI7 |
204 |
-+ bool "Intel Core i7" |
205 |
- ---help--- |
206 |
- |
207 |
-- Select this for the Intel Atom platform. Intel Atom CPUs have an |
208 |
-- in-order pipelining architecture and thus can benefit from |
209 |
-- accordingly optimized code. Use a recent GCC with specific Atom |
210 |
-- support in order to fully benefit from selecting this option. |
211 |
-+ Select this for the Intel Nehalem platform. Intel Nehalem proecessors |
212 |
-+ include Core i3, i5, i7, Xeon: 34xx, 35xx, 55xx, 56xx, 75xx processors. |
213 |
-+ |
214 |
-+ Enables -march=corei7 |
215 |
-+ |
216 |
-+config MCOREI7AVX |
217 |
-+ bool "Intel Core 2nd Gen AVX" |
218 |
-+ ---help--- |
219 |
-+ |
220 |
-+ Select this for 2nd Gen Core processors including Sandy Bridge. |
221 |
-+ |
222 |
-+ Enables -march=corei7-avx |
223 |
-+ |
224 |
-+config MCOREAVXI |
225 |
-+ bool "Intel Core 3rd Gen AVX" |
226 |
-+ ---help--- |
227 |
-+ |
228 |
-+ Select this for 3rd Gen Core processors including Ivy Bridge. |
229 |
-+ |
230 |
-+ Enables -march=core-avx-i |
231 |
-+ |
232 |
-+config MCOREAVX2 |
233 |
-+ bool "Intel Core AVX2" |
234 |
-+ ---help--- |
235 |
-+ |
236 |
-+ Select this for AVX2 enabled processors including Haswell. |
237 |
-+ |
238 |
-+ Enables -march=core-avx2 |
239 |
- |
240 |
- config GENERIC_CPU |
241 |
- bool "Generic-x86-64" |
242 |
-@@ -276,6 +354,19 @@ config GENERIC_CPU |
243 |
- Generic x86-64 CPU. |
244 |
- Run equally well on all x86-64 CPUs. |
245 |
- |
246 |
-+config MNATIVE |
247 |
-+ bool "Native optimizations autodetected by GCC" |
248 |
-+ ---help--- |
249 |
-+ |
250 |
-+ GCC 4.2 and above support -march=native, which automatically detects |
251 |
-+ the optimum settings to use based on your processor. -march=native |
252 |
-+ also detects and applies additional settings beyond -march specific |
253 |
-+ to your CPU, (eg. -msse4). Unless you have a specific reason not to |
254 |
-+ (e.g. distcc cross-compiling), you should probably be using |
255 |
-+ -march=native rather than anything listed below. |
256 |
-+ |
257 |
-+ Enables -march=native |
258 |
-+ |
259 |
- endchoice |
260 |
- |
261 |
- config X86_GENERIC |
262 |
-@@ -300,7 +391,7 @@ config X86_INTERNODE_CACHE_SHIFT |
263 |
- config X86_L1_CACHE_SHIFT |
264 |
- int |
265 |
- default "7" if MPENTIUM4 || MPSC |
266 |
-- default "6" if MK7 || MK8 || MPENTIUMM || MCORE2 || MATOM || MVIAC7 || X86_GENERIC || GENERIC_CPU |
267 |
-+ default "6" if MK7 || MK8 || MK10 || MBARCELONA || MBOBCAT || MBULLDOZER || MPILEDRIVER || MJAGUAR || MPENTIUMM || MCORE2 || MCOREI7 || MCOREI7AVX || MCOREAVXI || MCOREAVX2 || MATOM || MVIAC7 || X86_GENERIC || MNATIVE || GENERIC_CPU |
268 |
- default "4" if MELAN || M486 || MGEODEGX1 |
269 |
- default "5" if MWINCHIP3D || MWINCHIPC6 || MCRUSOE || MEFFICEON || MCYRIXIII || MK6 || MPENTIUMIII || MPENTIUMII || M686 || M586MMX || M586TSC || M586 || MVIAC3_2 || MGEODE_LX |
270 |
- |
271 |
-@@ -331,11 +422,11 @@ config X86_ALIGNMENT_16 |
272 |
- |
273 |
- config X86_INTEL_USERCOPY |
274 |
- def_bool y |
275 |
-- depends on MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M586MMX || X86_GENERIC || MK8 || MK7 || MEFFICEON || MCORE2 |
276 |
-+ depends on MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M586MMX || MNATIVE || X86_GENERIC || MK8 || MK7 || MK10 || MBARCELONA || MEFFICEON || MCORE2 || MCOREI7 || MCOREI7AVX || MCOREAVXI || MCOREAVX2 |
277 |
- |
278 |
- config X86_USE_PPRO_CHECKSUM |
279 |
- def_bool y |
280 |
-- depends on MWINCHIP3D || MWINCHIPC6 || MCYRIXIII || MK7 || MK6 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MK8 || MVIAC3_2 || MVIAC7 || MEFFICEON || MGEODE_LX || MCORE2 || MATOM |
281 |
-+ depends on MWINCHIP3D || MWINCHIPC6 || MCYRIXIII || MK7 || MK6 || MK10 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MK8 || MVIAC3_2 || MVIAC7 || MEFFICEON || MGEODE_LX || MCORE2 || MCOREI7 || MCOREI7AVX || MCOREAVXI || MCOREAVX2 || MATOM || MNATIVE |
282 |
- |
283 |
- config X86_USE_3DNOW |
284 |
- def_bool y |
285 |
-@@ -363,17 +454,17 @@ config X86_P6_NOP |
286 |
- |
287 |
- config X86_TSC |
288 |
- def_bool y |
289 |
-- depends on (MWINCHIP3D || MCRUSOE || MEFFICEON || MCYRIXIII || MK7 || MK6 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || M586MMX || M586TSC || MK8 || MVIAC3_2 || MVIAC7 || MGEODEGX1 || MGEODE_LX || MCORE2 || MATOM) || X86_64 |
290 |
-+ depends on (MWINCHIP3D || MCRUSOE || MEFFICEON || MCYRIXIII || MK7 || MK6 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || M586MMX || M586TSC || MK8 || MK10 || MBARCELONA || MBOBCAT || MBULLDOZER || MPILEDRIVER || MJAGUAR || MVIAC3_2 || MVIAC7 || MGEODEGX1 || MGEODE_LX || MCORE2 || MCOREI7 || MCOREI7-AVX || MATOM) || X86_64 || MNATIVE |
291 |
- |
292 |
- config X86_CMPXCHG64 |
293 |
- def_bool y |
294 |
-- depends on X86_PAE || X86_64 || MCORE2 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MATOM |
295 |
-+ depends on X86_PAE || X86_64 || MCORE2 || MCOREI7 || MCOREI7AVX || MCOREAVXI || MCOREAVX2 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MATOM || MNATIVE |
296 |
- |
297 |
- # this should be set for all -march=.. options where the compiler |
298 |
- # generates cmov. |
299 |
- config X86_CMOV |
300 |
- def_bool y |
301 |
-- depends on (MK8 || MK7 || MCORE2 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MVIAC3_2 || MVIAC7 || MCRUSOE || MEFFICEON || X86_64 || MATOM || MGEODE_LX) |
302 |
-+ depends on (MK8 || MK10 || MBARCELONA || MBOBCAT || MBULLDOZER || MPILEDRIVER || MJAGUAR || MK7 || MCORE2 || MCOREI7 || MCOREI7AVX || MCOREAVXI || MCOREAVX2 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MVIAC3_2 || MVIAC7 || MCRUSOE || MEFFICEON || X86_64 || MNATIVE || MATOM || MGEODE_LX) |
303 |
- |
304 |
- config X86_MINIMUM_CPU_FAMILY |
305 |
- int |
306 |
-diff -uprN a/arch/x86/Makefile b/arch/x86/Makefile |
307 |
---- a/arch/x86/Makefile 2013-11-03 18:41:51.000000000 -0500 |
308 |
-+++ b/arch/x86/Makefile 2013-12-15 06:21:24.354455723 -0500 |
309 |
-@@ -61,11 +61,26 @@ else |
310 |
- KBUILD_CFLAGS += $(call cc-option,-mno-sse -mpreferred-stack-boundary=3) |
311 |
- |
312 |
- # FIXME - should be integrated in Makefile.cpu (Makefile_32.cpu) |
313 |
-+ cflags-$(CONFIG_MNATIVE) += $(call cc-option,-march=native) |
314 |
- cflags-$(CONFIG_MK8) += $(call cc-option,-march=k8) |
315 |
-+ cflags-$(CONFIG_MK10) += $(call cc-option,-march=amdfam10) |
316 |
-+ cflags-$(CONFIG_MBARCELONA) += $(call cc-option,-march=barcelona) |
317 |
-+ cflags-$(CONFIG_MBOBCAT) += $(call cc-option,-march=btver1) |
318 |
-+ cflags-$(CONFIG_MBULLDOZER) += $(call cc-option,-march=bdver1) |
319 |
-+ cflags-$(CONFIG_MPILEDRIVER) += $(call cc-option,-march=bdver2) |
320 |
-+ cflags-$(CONFIG_MJAGUAR) += $(call cc-option,-march=btver2) |
321 |
- cflags-$(CONFIG_MPSC) += $(call cc-option,-march=nocona) |
322 |
- |
323 |
- cflags-$(CONFIG_MCORE2) += \ |
324 |
-- $(call cc-option,-march=core2,$(call cc-option,-mtune=generic)) |
325 |
-+ $(call cc-option,-march=core2,$(call cc-option,-mtune=core2)) |
326 |
-+ cflags-$(CONFIG_MCOREI7) += \ |
327 |
-+ $(call cc-option,-march=corei7,$(call cc-option,-mtune=corei7)) |
328 |
-+ cflags-$(CONFIG_MCOREI7AVX) += \ |
329 |
-+ $(call cc-option,-march=corei7-avx,$(call cc-option,-mtune=corei7-avx)) |
330 |
-+ cflags-$(CONFIG_MCOREAVXI) += \ |
331 |
-+ $(call cc-option,-march=core-avx-i,$(call cc-option,-mtune=core-avx-i)) |
332 |
-+ cflags-$(CONFIG_MCOREAVX2) += \ |
333 |
-+ $(call cc-option,-march=core-avx2,$(call cc-option,-mtune=core-avx2)) |
334 |
- cflags-$(CONFIG_MATOM) += $(call cc-option,-march=atom) \ |
335 |
- $(call cc-option,-mtune=atom,$(call cc-option,-mtune=generic)) |
336 |
- cflags-$(CONFIG_GENERIC_CPU) += $(call cc-option,-mtune=generic) |
337 |
-diff -uprN a/arch/x86/Makefile_32.cpu b/arch/x86/Makefile_32.cpu |
338 |
---- a/arch/x86/Makefile_32.cpu 2013-11-03 18:41:51.000000000 -0500 |
339 |
-+++ b/arch/x86/Makefile_32.cpu 2013-12-15 06:21:24.354455723 -0500 |
340 |
-@@ -23,7 +23,14 @@ cflags-$(CONFIG_MK6) += -march=k6 |
341 |
- # Please note, that patches that add -march=athlon-xp and friends are pointless. |
342 |
- # They make zero difference whatsosever to performance at this time. |
343 |
- cflags-$(CONFIG_MK7) += -march=athlon |
344 |
-+cflags-$(CONFIG_MNATIVE) += $(call cc-option,-march=native) |
345 |
- cflags-$(CONFIG_MK8) += $(call cc-option,-march=k8,-march=athlon) |
346 |
-+cflags-$(CONFIG_MK10) += $(call cc-option,-march=amdfam10,-march=athlon) |
347 |
-+cflags-$(CONFIG_MBARCELONA) += $(call cc-option,-march=barcelona,-march=athlon) |
348 |
-+cflags-$(CONFIG_MBOBCAT) += $(call cc-option,-march=btver1,-march=athlon) |
349 |
-+cflags-$(CONFIG_MBULLDOZER) += $(call cc-option,-march=bdver1,-march=athlon) |
350 |
-+cflags-$(CONFIG_MPILEDRIVER) += $(call cc-option,-march=bdver2,-march=athlon) |
351 |
-+cflags-$(CONFIG_MJAGUAR) += $(call cc-option,-march=btver2,-march=athlon) |
352 |
- cflags-$(CONFIG_MCRUSOE) += -march=i686 $(align)-functions=0 $(align)-jumps=0 $(align)-loops=0 |
353 |
- cflags-$(CONFIG_MEFFICEON) += -march=i686 $(call tune,pentium3) $(align)-functions=0 $(align)-jumps=0 $(align)-loops=0 |
354 |
- cflags-$(CONFIG_MWINCHIPC6) += $(call cc-option,-march=winchip-c6,-march=i586) |
355 |
-@@ -32,6 +39,10 @@ cflags-$(CONFIG_MCYRIXIII) += $(call cc- |
356 |
- cflags-$(CONFIG_MVIAC3_2) += $(call cc-option,-march=c3-2,-march=i686) |
357 |
- cflags-$(CONFIG_MVIAC7) += -march=i686 |
358 |
- cflags-$(CONFIG_MCORE2) += -march=i686 $(call tune,core2) |
359 |
-+cflags-$(CONFIG_MCOREI7) += -march=i686 $(call tune,corei7) |
360 |
-+cflags-$(CONFIG_MCOREI7AVX) += -march=i686 $(call tune,corei7-avx) |
361 |
-+cflags-$(CONFIG_MCOREAVXI) += -march=i686 $(call tune,core-avx-i) |
362 |
-+cflags-$(CONFIG_MCOREAVX2) += -march=i686 $(call tune,core-avx2) |
363 |
- cflags-$(CONFIG_MATOM) += $(call cc-option,-march=atom,$(call cc-option,-march=core2,-march=i686)) \ |
364 |
- $(call cc-option,-mtune=atom,$(call cc-option,-mtune=generic)) |