1 |
commit: 4f2fd56455090dfa618857616f3ca1afc10663e3 |
2 |
Author: Andreas K. Hüttel <dilfridge <AT> gentoo <DOT> org> |
3 |
AuthorDate: Sat Jul 30 18:41:18 2022 +0000 |
4 |
Commit: Andreas K. Hüttel <dilfridge <AT> gentoo <DOT> org> |
5 |
CommitDate: Sat Jul 30 18:41:18 2022 +0000 |
6 |
URL: https://gitweb.gentoo.org/proj/catalyst.git/commit/?id=4f2fd564 |
7 |
|
8 |
arch: Add subarch definition for riscv64 softfloat musl |
9 |
|
10 |
Signed-off-by: Andreas K. Hüttel <dilfridge <AT> gentoo.org> |
11 |
|
12 |
catalyst/arch/riscv.py | 6 ++++++ |
13 |
1 file changed, 6 insertions(+) |
14 |
|
15 |
diff --git a/catalyst/arch/riscv.py b/catalyst/arch/riscv.py |
16 |
index d7b76c37..975bce99 100644 |
17 |
--- a/catalyst/arch/riscv.py |
18 |
+++ b/catalyst/arch/riscv.py |
19 |
@@ -34,6 +34,12 @@ class arch_rv64_lp64(generic_riscv): |
20 |
def __init__(self,myspec): |
21 |
generic_riscv.__init__(self,myspec) |
22 |
|
23 |
+class arch_rv64_lp64_musl(generic_riscv): |
24 |
+ "builder class for rv64_lp64_musl" |
25 |
+ def __init__(self,myspec): |
26 |
+ generic_riscv.__init__(self,myspec) |
27 |
+ self.settings["CHOST"]="riscv64-gentoo-linux-musl" |
28 |
+ |
29 |
class arch_rv32_ilp32d(generic_riscv): |
30 |
"builder class for rv32_ilp32d" |
31 |
def __init__(self,myspec): |