1 |
commit: 2f25ca2030ebd53ff3e6f3d9f171a71dc22c9b5f |
2 |
Author: Michał Górny <mgorny <AT> gentoo <DOT> org> |
3 |
AuthorDate: Mon Aug 12 12:30:56 2019 +0000 |
4 |
Commit: Michał Górny <mgorny <AT> gentoo <DOT> org> |
5 |
CommitDate: Mon Aug 12 13:20:43 2019 +0000 |
6 |
URL: https://gitweb.gentoo.org/repo/gentoo.git/commit/?id=2f25ca20 |
7 |
|
8 |
sys-devel/llvm: RISCV is no longer exp. in 9.0+ |
9 |
|
10 |
Closes: https://bugs.gentoo.org/691816 |
11 |
Signed-off-by: Michał Górny <mgorny <AT> gentoo.org> |
12 |
|
13 |
sys-devel/llvm/llvm-10.0.0.9999.ebuild | 4 ++-- |
14 |
sys-devel/llvm/llvm-9.0.0.9999.ebuild | 2 +- |
15 |
2 files changed, 3 insertions(+), 3 deletions(-) |
16 |
|
17 |
diff --git a/sys-devel/llvm/llvm-10.0.0.9999.ebuild b/sys-devel/llvm/llvm-10.0.0.9999.ebuild |
18 |
index 00350a42ae2..268f913570b 100644 |
19 |
--- a/sys-devel/llvm/llvm-10.0.0.9999.ebuild |
20 |
+++ b/sys-devel/llvm/llvm-10.0.0.9999.ebuild |
21 |
@@ -18,10 +18,10 @@ EGIT_REPO_URI="https://git.llvm.org/git/llvm.git |
22 |
https://github.com/llvm-mirror/llvm.git" |
23 |
|
24 |
# Those are in lib/Targets, without explicit CMakeLists.txt mention |
25 |
-ALL_LLVM_EXPERIMENTAL_TARGETS=( AVR Nios2 RISCV ) |
26 |
+ALL_LLVM_EXPERIMENTAL_TARGETS=( AVR Nios2 ) |
27 |
# Keep in sync with CMakeLists.txt |
28 |
ALL_LLVM_TARGETS=( AArch64 AMDGPU ARM BPF Hexagon Lanai Mips MSP430 |
29 |
- NVPTX PowerPC Sparc SystemZ WebAssembly X86 XCore |
30 |
+ NVPTX PowerPC RISCV Sparc SystemZ WebAssembly X86 XCore |
31 |
"${ALL_LLVM_EXPERIMENTAL_TARGETS[@]}" ) |
32 |
ALL_LLVM_TARGETS=( "${ALL_LLVM_TARGETS[@]/#/llvm_targets_}" ) |
33 |
|
34 |
|
35 |
diff --git a/sys-devel/llvm/llvm-9.0.0.9999.ebuild b/sys-devel/llvm/llvm-9.0.0.9999.ebuild |
36 |
index af9151627bc..1e231591b90 100644 |
37 |
--- a/sys-devel/llvm/llvm-9.0.0.9999.ebuild |
38 |
+++ b/sys-devel/llvm/llvm-9.0.0.9999.ebuild |
39 |
@@ -20,7 +20,7 @@ EGIT_BRANCH="release_90" |
40 |
|
41 |
# Keep in sync with CMakeLists.txt |
42 |
ALL_LLVM_TARGETS=( AArch64 AMDGPU ARM BPF Hexagon Lanai Mips MSP430 |
43 |
- NVPTX PowerPC Sparc SystemZ WebAssembly X86 XCore ) |
44 |
+ NVPTX PowerPC RISCV Sparc SystemZ WebAssembly X86 XCore ) |
45 |
ALL_LLVM_TARGETS=( "${ALL_LLVM_TARGETS[@]/#/llvm_targets_}" ) |
46 |
|
47 |
# Additional licenses: |