1 |
commit: 16261751801f082e769f9ef9aa70a2b84cc459ae |
2 |
Author: Andreas K. Hüttel <dilfridge <AT> gentoo <DOT> org> |
3 |
AuthorDate: Sun Feb 27 15:56:12 2022 +0000 |
4 |
Commit: Andreas K. Hüttel <dilfridge <AT> gentoo <DOT> org> |
5 |
CommitDate: Sun Feb 27 15:56:12 2022 +0000 |
6 |
URL: https://gitweb.gentoo.org/proj/releng.git/commit/?id=16261751 |
7 |
|
8 |
Fix upload filename |
9 |
|
10 |
Signed-off-by: Andreas K. Hüttel <dilfridge <AT> gentoo.org> |
11 |
|
12 |
tools/catalyst-auto-qemu-riscv.conf | 2 +- |
13 |
1 file changed, 1 insertion(+), 1 deletion(-) |
14 |
|
15 |
diff --git a/tools/catalyst-auto-qemu-riscv.conf b/tools/catalyst-auto-qemu-riscv.conf |
16 |
index 6af25e4b..0bf8f877 100644 |
17 |
--- a/tools/catalyst-auto-qemu-riscv.conf |
18 |
+++ b/tools/catalyst-auto-qemu-riscv.conf |
19 |
@@ -57,7 +57,7 @@ post_build() { |
20 |
;; |
21 |
stage3*musl.spec) |
22 |
pushd "${BUILD_SRCDIR_BASE}/builds/musl" >/dev/null |
23 |
- upload stage3-rv64_$(echo ${spec}|sed -e 's:^stage3-::g' -e 's:\.spec$::g')-${TIMESTAMP}*.xz* |
24 |
+ upload stage3-rv64_$(echo ${spec}|sed -e 's:^stage3-::g' -e 's:-:_:g' -e 's:\.spec$::g')-${TIMESTAMP}*.xz* |
25 |
popd >/dev/null |
26 |
;; |
27 |
*) |