1 |
commit: a11c83396d0d4a83644de3e8e6f3f9bd02d5563c |
2 |
Author: Andreas K. Hüttel <dilfridge <AT> gentoo <DOT> org> |
3 |
AuthorDate: Wed Dec 23 14:58:36 2020 +0000 |
4 |
Commit: Andreas K. Hüttel <dilfridge <AT> gentoo <DOT> org> |
5 |
CommitDate: Wed Dec 23 15:01:28 2020 +0000 |
6 |
URL: https://gitweb.gentoo.org/proj/catalyst.git/commit/?id=a11c8339 |
7 |
|
8 |
Fix builder entries for riscv32 |
9 |
|
10 |
Signed-off-by: Andreas K. Hüttel <dilfridge <AT> gentoo.org> |
11 |
|
12 |
catalyst/arch/riscv.py | 6 ++++-- |
13 |
1 file changed, 4 insertions(+), 2 deletions(-) |
14 |
|
15 |
diff --git a/catalyst/arch/riscv.py b/catalyst/arch/riscv.py |
16 |
index 18695b51..1fb2c69b 100644 |
17 |
--- a/catalyst/arch/riscv.py |
18 |
+++ b/catalyst/arch/riscv.py |
19 |
@@ -29,14 +29,16 @@ class arch_rv64_lp64(generic_riscv): |
20 |
generic_riscv.__init__(self,myspec) |
21 |
|
22 |
class arch_rv32_ilp32d(generic_riscv): |
23 |
- "builder class for rv64_lp64" |
24 |
+ "builder class for rv32_ilp32d" |
25 |
def __init__(self,myspec): |
26 |
generic_riscv.__init__(self,myspec) |
27 |
+ self.settings["CHOST"]="riscv32-unknown-linux-gnu" |
28 |
|
29 |
class arch_rv32_ilp32(generic_riscv): |
30 |
- "builder class for rv64_lp64" |
31 |
+ "builder class for rv32_ilp32" |
32 |
def __init__(self,myspec): |
33 |
generic_riscv.__init__(self,myspec) |
34 |
+ self.settings["CHOST"]="riscv32-unknown-linux-gnu" |
35 |
|
36 |
|
37 |
def register(): |