1 |
halcy0n 08/05/07 01:49:13 |
2 |
|
3 |
Added: iverilog-gcc43.patch |
4 |
Log: |
5 |
Fix compilation with gcc-4.3 by Devils-Hawk <dev AT stuffit DOT at>; bug #206076 |
6 |
(Portage version: 2.1.5_rc7) |
7 |
|
8 |
Revision Changes Path |
9 |
1.1 sci-electronics/iverilog/files/iverilog-gcc43.patch |
10 |
|
11 |
file : http://sources.gentoo.org/viewcvs.py/gentoo-x86/sci-electronics/iverilog/files/iverilog-gcc43.patch?rev=1.1&view=markup |
12 |
plain: http://sources.gentoo.org/viewcvs.py/gentoo-x86/sci-electronics/iverilog/files/iverilog-gcc43.patch?rev=1.1&content-type=text/plain |
13 |
|
14 |
Index: iverilog-gcc43.patch |
15 |
=================================================================== |
16 |
diff -rup verilog-0.8.6/elab_net.cc verilog-0.8.6-devel/elab_net.cc |
17 |
--- verilog-0.8.6/elab_net.cc 2007-11-26 19:55:13.000000000 +0100 |
18 |
+++ verilog-0.8.6-devel/elab_net.cc 2008-01-16 12:02:42.000000000 +0100 |
19 |
@@ -28,6 +28,7 @@ |
20 |
# include "compiler.h" |
21 |
|
22 |
# include <iostream> |
23 |
+# include <cstring> |
24 |
|
25 |
/* |
26 |
* This is a state flag that determines whether an elaborate_net must |
27 |
diff -rup verilog-0.8.6/elab_scope.cc verilog-0.8.6-devel/elab_scope.cc |
28 |
--- verilog-0.8.6/elab_scope.cc 2007-11-26 19:55:13.000000000 +0100 |
29 |
+++ verilog-0.8.6-devel/elab_scope.cc 2008-01-16 12:03:34.000000000 +0100 |
30 |
@@ -24,6 +24,7 @@ |
31 |
# include "compiler.h" |
32 |
# include <iostream> |
33 |
# include <stdio.h> |
34 |
+# include <cstring> |
35 |
|
36 |
/* |
37 |
* Elaboration happens in two passes, generally. The first scans the |
38 |
diff -rup verilog-0.8.6/elab_sig.cc verilog-0.8.6-devel/elab_sig.cc |
39 |
--- verilog-0.8.6/elab_sig.cc 2007-11-26 19:55:13.000000000 +0100 |
40 |
+++ verilog-0.8.6-devel/elab_sig.cc 2008-01-16 12:04:05.000000000 +0100 |
41 |
@@ -23,6 +23,7 @@ |
42 |
# include "config.h" |
43 |
|
44 |
# include <iostream> |
45 |
+# include <cstdlib> |
46 |
|
47 |
# include "Module.h" |
48 |
# include "PExpr.h" |
49 |
diff -rup verilog-0.8.6/emit.cc verilog-0.8.6-devel/emit.cc |
50 |
--- verilog-0.8.6/emit.cc 2007-11-26 19:55:13.000000000 +0100 |
51 |
+++ verilog-0.8.6-devel/emit.cc 2008-01-16 12:04:40.000000000 +0100 |
52 |
@@ -32,6 +32,7 @@ |
53 |
# include "netlist.h" |
54 |
# include <typeinfo> |
55 |
# include <cassert> |
56 |
+# include <cstring> |
57 |
|
58 |
bool NetNode::emit_node(struct target_t*tgt) const |
59 |
{ |
60 |
diff -rup verilog-0.8.6/load_module.cc verilog-0.8.6-devel/load_module.cc |
61 |
--- verilog-0.8.6/load_module.cc 2007-11-26 19:55:13.000000000 +0100 |
62 |
+++ verilog-0.8.6-devel/load_module.cc 2008-01-16 12:05:21.000000000 +0100 |
63 |
@@ -31,6 +31,8 @@ |
64 |
# include <dirent.h> |
65 |
# include <ctype.h> |
66 |
# include <assert.h> |
67 |
+# include <cstdlib> |
68 |
+# include <cstring> |
69 |
|
70 |
/* |
71 |
* The module library items are maps of key names to file name within |
72 |
diff -rup verilog-0.8.6/net_design.cc verilog-0.8.6-devel/net_design.cc |
73 |
--- verilog-0.8.6/net_design.cc 2007-11-26 19:55:13.000000000 +0100 |
74 |
+++ verilog-0.8.6-devel/net_design.cc 2008-01-16 12:05:46.000000000 +0100 |
75 |
@@ -33,6 +33,7 @@ |
76 |
# include "util.h" |
77 |
# include "compiler.h" |
78 |
# include <sstream> |
79 |
+# include <cstring> |
80 |
|
81 |
Design:: Design() |
82 |
: errors(0), nodes_(0), procs_(0), lcounter_(0) |
83 |
diff -rup verilog-0.8.6/net_link.cc verilog-0.8.6-devel/net_link.cc |
84 |
--- verilog-0.8.6/net_link.cc 2007-11-26 19:55:13.000000000 +0100 |
85 |
+++ verilog-0.8.6-devel/net_link.cc 2008-01-16 12:06:28.000000000 +0100 |
86 |
@@ -27,6 +27,7 @@ |
87 |
# include "netlist.h" |
88 |
# include <sstream> |
89 |
# include <string> |
90 |
+# include <cstring> |
91 |
# include <typeinfo> |
92 |
#ifdef HAVE_MALLOC_H |
93 |
# include <malloc.h> |
94 |
diff -rup verilog-0.8.6/net_scope.cc verilog-0.8.6-devel/net_scope.cc |
95 |
--- verilog-0.8.6/net_scope.cc 2007-11-26 19:55:13.000000000 +0100 |
96 |
+++ verilog-0.8.6-devel/net_scope.cc 2008-01-16 12:06:56.000000000 +0100 |
97 |
@@ -25,6 +25,7 @@ |
98 |
|
99 |
# include "netlist.h" |
100 |
# include <sstream> |
101 |
+# include <cstring> |
102 |
|
103 |
/* |
104 |
* The NetScope class keeps a scope tree organized. Each node of the |
105 |
diff -rup verilog-0.8.6/pform.h verilog-0.8.6-devel/pform.h |
106 |
--- verilog-0.8.6/pform.h 2007-11-26 19:55:13.000000000 +0100 |
107 |
+++ verilog-0.8.6-devel/pform.h 2008-01-16 11:58:59.000000000 +0100 |
108 |
@@ -37,6 +37,8 @@ |
109 |
# include <string> |
110 |
# include <list> |
111 |
# include <stdio.h> |
112 |
+# include <cstring> |
113 |
+# include <cstdlib> |
114 |
|
115 |
/* |
116 |
* These classes implement the parsed form (P-form for short) of the |
117 |
diff -rup verilog-0.8.6/synth2.cc verilog-0.8.6-devel/synth2.cc |
118 |
--- verilog-0.8.6/synth2.cc 2007-11-26 19:55:13.000000000 +0100 |
119 |
+++ verilog-0.8.6-devel/synth2.cc 2008-01-16 12:11:00.000000000 +0100 |
120 |
@@ -28,6 +28,7 @@ |
121 |
#include <cassert> |
122 |
#include "NetLatch.h" |
123 |
#include <climits> |
124 |
+#include <cstdlib> |
125 |
|
126 |
#include <new> // standard operator new |
127 |
using std::bad_alloc; |
128 |
diff -rup verilog-0.8.6/sys_funcs.cc verilog-0.8.6-devel/sys_funcs.cc |
129 |
--- verilog-0.8.6/sys_funcs.cc 2007-11-26 19:55:13.000000000 +0100 |
130 |
+++ verilog-0.8.6-devel/sys_funcs.cc 2008-01-16 12:07:31.000000000 +0100 |
131 |
@@ -23,6 +23,8 @@ |
132 |
# include "config.h" |
133 |
# include "compiler.h" |
134 |
# include <stdio.h> |
135 |
+# include <cstdlib> |
136 |
+# include <cstring> |
137 |
|
138 |
/* |
139 |
* Manage the information about system functions. This information is |
140 |
diff -rup verilog-0.8.6/t-dll.cc verilog-0.8.6-devel/t-dll.cc |
141 |
--- verilog-0.8.6/t-dll.cc 2007-11-26 19:55:13.000000000 +0100 |
142 |
+++ verilog-0.8.6-devel/t-dll.cc 2008-01-16 12:11:25.000000000 +0100 |
143 |
@@ -31,7 +31,8 @@ |
144 |
#ifdef HAVE_MALLOC_H |
145 |
# include <malloc.h> |
146 |
#endif |
147 |
-# include <stdlib.h> |
148 |
+# include <cstdlib> |
149 |
+# include <cstring> |
150 |
|
151 |
#include <new> // standard operator new |
152 |
using std::bad_alloc; |
153 |
diff -rup verilog-0.8.6/t-dll-expr.cc verilog-0.8.6-devel/t-dll-expr.cc |
154 |
--- verilog-0.8.6/t-dll-expr.cc 2007-11-26 19:55:13.000000000 +0100 |
155 |
+++ verilog-0.8.6-devel/t-dll-expr.cc 2008-01-16 12:11:54.000000000 +0100 |
156 |
@@ -30,7 +30,8 @@ |
157 |
#ifdef HAVE_MALLOC_H |
158 |
# include <malloc.h> |
159 |
#endif |
160 |
-# include <stdlib.h> |
161 |
+# include <cstdlib> |
162 |
+# include <cstring> |
163 |
|
164 |
/* |
165 |
* This is a little convenience function for converting a NetExpr |
166 |
diff -rup verilog-0.8.6/t-dll-proc.cc verilog-0.8.6-devel/t-dll-proc.cc |
167 |
--- verilog-0.8.6/t-dll-proc.cc 2007-11-26 19:55:13.000000000 +0100 |
168 |
+++ verilog-0.8.6-devel/t-dll-proc.cc 2008-01-16 12:12:29.000000000 +0100 |
169 |
@@ -32,7 +32,8 @@ |
170 |
#ifdef HAVE_MALLOC_H |
171 |
# include <malloc.h> |
172 |
#endif |
173 |
-# include <stdlib.h> |
174 |
+# include <cstdlib> |
175 |
+# include <cstring> |
176 |
|
177 |
|
178 |
bool dll_target::process(const NetProcTop*net) |
179 |
diff -rup verilog-0.8.6/verireal.cc verilog-0.8.6-devel/verireal.cc |
180 |
--- verilog-0.8.6/verireal.cc 2007-11-26 19:55:13.000000000 +0100 |
181 |
+++ verilog-0.8.6-devel/verireal.cc 2008-01-16 12:07:58.000000000 +0100 |
182 |
@@ -24,7 +24,8 @@ |
183 |
|
184 |
# include "verireal.h" |
185 |
# include "verinum.h" |
186 |
-# include <stdlib.h> |
187 |
+# include <cstdlib> |
188 |
+# include <cstring> |
189 |
# include <ctype.h> |
190 |
# include <iostream> |
191 |
# include <math.h> |
192 |
|
193 |
|
194 |
|
195 |
|
196 |
-- |
197 |
gentoo-commits@l.g.o mailing list |