1 |
commit: 451eaa396936654d9772705c46a620bcd202fe6b |
2 |
Author: Michał Górny <mgorny <AT> gentoo <DOT> org> |
3 |
AuthorDate: Tue Oct 1 12:11:11 2019 +0000 |
4 |
Commit: Michał Górny <mgorny <AT> gentoo <DOT> org> |
5 |
CommitDate: Tue Oct 1 12:22:27 2019 +0000 |
6 |
URL: https://gitweb.gentoo.org/repo/gentoo.git/commit/?id=451eaa39 |
7 |
|
8 |
profiles/desc/llvm_targets.desc: RISCV & WASM are no longer exp |
9 |
|
10 |
Signed-off-by: Michał Górny <mgorny <AT> gentoo.org> |
11 |
|
12 |
profiles/desc/llvm_targets.desc | 4 ++-- |
13 |
1 file changed, 2 insertions(+), 2 deletions(-) |
14 |
|
15 |
diff --git a/profiles/desc/llvm_targets.desc b/profiles/desc/llvm_targets.desc |
16 |
index e83d886dedb..6a45455f4c3 100644 |
17 |
--- a/profiles/desc/llvm_targets.desc |
18 |
+++ b/profiles/desc/llvm_targets.desc |
19 |
@@ -12,9 +12,9 @@ Mips - MIPS CPU target (includes MIPS64) |
20 |
MSP430 - MSP430 CPU target (experimental) |
21 |
NVPTX - NVIDIA PTX (GPU) target (32-bit and 64-bit) |
22 |
PowerPC - PowerPC CPU target (PPC32 and PPC64) |
23 |
-RISCV - RISC-V CPU target [EXPERIMENTAL] |
24 |
+RISCV - RISC-V CPU target |
25 |
Sparc - Sparc CPU target |
26 |
SystemZ - SystemZ (s390x) CPU target |
27 |
-WebAssembly - WebAssembly backend [EXPERIMENTAL] |
28 |
+WebAssembly - WebAssembly backend |
29 |
X86 - X86 CPU target (includes amd64) |
30 |
XCore - XCore CPU target |