1 |
Thank you both, I knew there was a command. Did get it working with flags for similar processor but obviously the goal is to optimize for the hardware i have. Just couldn't remember how you got the cpu flags. |
2 |
|
3 |
If you like computers that sound like a pile of angry hair dryers servers are a real bargain, fortunately i can put mine in another room! |
4 |
|
5 |
"We the People Dare to Create a More Perfect Union" <aclu.org> |
6 |
|
7 |
|
8 |
|
9 |
Mar 9, 2019, 8:36 AM by corbinbird@×××××××.net: |
10 |
|
11 |
> According to GCC : |
12 |
> CPUs based on AMD Family 10h cores with x86-64 instruction set support. |
13 |
> (This supersets MMX, SSE, SSE2, SSE3, SSE4A, 3DNow!, enhanced 3DNow!, |
14 |
> ABM and 64-bit instruction set extensions.) |
15 |
> |
16 |
> |
17 |
> Best way to get that info : |
18 |
> ( simplest way ) cat /proc/cpuinfo |
19 |
> ( long form ) gcc -c -Q -march=native --help=target |
20 |
> ( short form ) gcc -### -march=native /usr/include/stdlib.h |
21 |
> |
22 |
> partial output of cat /proc/cpuinfo : |
23 |
> ---- |
24 |
> flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov |
25 |
> pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt |
26 |
> pdpe1gb rdtscp lm constant_tsc rep_good nopl nonstop_tsc cpuid |
27 |
> extd_apicid aperfmperf pni pclmulqdq monitor ssse3 fma cx16 sse4_1 |
28 |
> sse4_2 popcnt aes xsave avx f16c lahf_lm cmp_legacy svm extapic |
29 |
> cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs xop skinit wdt |
30 |
> lwp fma4 tce nodeid_msr tbm topoext perfctr_core perfctr_nb cpb |
31 |
> hw_pstate ssbd ibpb vmmcall bmi1 arat npt lbrv svm_lock nrip_save |
32 |
> tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold |
33 |
> |
34 |
> partial output of gcc -### -march=native /usr/include/stdlib.h : |
35 |
> ---- |
36 |
> "-march=bdver2" -mmmx -mno-3dnow -msse -msse2 -msse3 -mssse3 -msse4a |
37 |
> -mcx16 -msahf -mno-movbe -maes -mno-sha -mpclmul -mpopcnt -mabm -mlwp |
38 |
> -mfma -mfma4 -mxop -mbmi -mno-sgx -mno-bmi2 -mno-pconfig -mno-wbnoinvd |
39 |
> -mtbm -mavx -mno-avx2 -msse4.2 -msse4.1 -mlzcnt -mno-rtm -mno-hle |
40 |
> -mno-rdrnd -mf16c -mno-fsgsbase -mno-rdseed -mprfchw -mno-adx -mfxsr |
41 |
> -mxsave -mno-xsaveopt -mno-avx512f -mno-avx512er -mno-avx512cd |
42 |
> -mno-avx512pf -mno-prefetchwt1 -mno-clflushopt -mno-xsavec -mno-xsaves |
43 |
> -mno-avx512dq -mno-avx512bw -mno-avx512vl -mno-avx512ifma |
44 |
> -mno-avx512vbmi -mno-avx5124fmaps -mno-avx5124vnniw -mno-clwb |
45 |
> -mno-mwaitx -mno-clzero -mno-pku -mno-rdpid -mno-gfni -mno-shstk |
46 |
> -mno-avx512vbmi2 -mno-avx512vnni -mno-vaes -mno-vpclmulqdq |
47 |
> -mno-avx512bitalg -mno-movdiri -mno-movdir64b --param "l1-cache-size=16" |
48 |
> --param "l1-cache-line-size=64" --param "l2-cache-size=2048" "-mtune=bdver2" |
49 |
> |
50 |
> For CPU_FLAGS_X86 : |
51 |
> -mmmx means USE FLAG "mmx" |
52 |
> -msse == sse |
53 |
> -msse2 == sse2 |
54 |
> ... etc. |
55 |
> |
56 |
> Reference Links : |
57 |
> https://wiki.gentoo.org/wiki/GCC_optimization <https://wiki.gentoo.org/wiki/GCC_optimization> |
58 |
> https://gcc.gnu.org/onlinedocs/gcc-8.3.0/gcc/x86-Options.html#x86-Options <https://gcc.gnu.org/onlinedocs/gcc-8.3.0/gcc/x86-Options.html#x86-Options> |
59 |
> |
60 |
> On 3/9/19 3:51 AM, > mad.scientist.at.large@××××××××.com <mailto:mad.scientist.at.large@××××××××.com>> wrote: |
61 |
> |
62 |
>> can any one suggest flags for the make.conf file, i'm trying to build on |
63 |
>> an hp dl585 g7 with 4 amd 6180se, 12 core, cpu world says k10 |
64 |
>> microarchetecture, Maranello platform. |
65 |
>> |
66 |
>> When this works, I'll be upgrading to 6380 CPUs. All help appreciated. |
67 |
>> |
68 |
>> |
69 |
>> "We the People Dare to Create a More Perfect Union" <aclu.org> |
70 |
>> |