| 1 |
Am 05.02.2011 14:34, schrieb Enrico Weigelt: |
| 2 |
> |
| 3 |
> BTW: I'm currently designing an emode/microcode-base computer |
| 4 |
> architecture built on an matrix of nanocores, they don't have a |
| 5 |
> concept of main memory, instead a relatively large (linear |
| 6 |
> addressable) register memory, part of the register space is |
| 7 |
> shared with neighbours (multiport-RAMs). These are programmed |
| 8 |
> by an horizontal microcode, which is decoded by an static demux, |
| 9 |
> that directly connects registers to an micro-ALU (so there're |
| 10 |
> no additional load+store cycles) ... |
| 11 |
> |
| 12 |
> |
| 13 |
> cu |
| 14 |
|
| 15 |
Interesting. Is there a paper on this? |
| 16 |
|
| 17 |
What's its intended purpose? |
| 18 |
|
| 19 |
Regards, |
| 20 |
Florian Philipp |
Archives